UNIVERSITY OF MUMBAI No. UG/243of 2010

CIRCULAR:-

A reference is invited to the Ordinances, Regulations and syllabi relating to the Bachelor of Engineering (B.E.) degree course vide this office Circular No.UG/60 of 2004, dated 24th February, 2004 and the Principals of the affiliated Colleges in Engineering are hereby informed that the recommendation made by the faculty of Technology at its meeting held on 9th December, 2009 has been accepted by the Academic Council at its meeting held on 27th July, 2010 vide item No. 4.8 and that, in accordance therewith, the revised syllabus of Fourth Year (Semester VII & VIII) of the B.E. Degree Course in branch of Electronics Engineering is as per Appendix and that the same has been brought into force with effect from the academic year 2010-2011.

MUMBAJ-400 032 12th August, 2010

L. R. Mane Offg. Registrar

To.

The Principals of the affiliated Colleges in Engineering.

A.C./4.8/27/07/2010

No. UG/243-A of 2010.

MUMBAI-400 032

12th August, 2010

Copy forwarded with compliments for information to:-

1) The Dean, Faculty of Technology,

2) The Chairman, Ad-hoc Board of Studies in Electronics Engineering,

2) The Controller of Examinations,

3) The Co-Ordinator, University Computerization Centre,

(D. N. Jadhav)

Ag. Deputy Registrar

(UG/PG Section) 314

Copy to:-

The Director, Board of College and University Development, the Deputy Registrar (Eligibility and Migration Section), the Director of Students Welfare, the Executive Secretary to the to the Vice-Chancellor, the Pro-Vice-Chancellor, the Registrar and the Assistant Registrar, Administrative sub-center, Ratnagiri for information.

The Controller of Examinations (10 copies), the Finance and Accounts Officer (2 copies), Record Section (5 copies), Publications Section (5 copies), the Deputy Registrar, Enrolment, Eligibility and Migration Section (3 copies), Phoneamons Section (5 copies), the Deputy Registrar (Accounts Section), Vidyanagari (2 copies), the Deputy Registrar, Statistical Unit (2 copies), the Deputy Registrar Director Institute of Distance and (2 copies), the Deputy Registrar, Affiliation Section (2 copies), the Professor-cum- Director, Institute of Distance and

UNIVERSITY OF MUMBAI



Revised Syllabus
for the
Final Year
(Semester VII & VIII)
of the
B.E. Degree Course
in
Electronics Engineering

(With effect from the academic year 2010-2011)

UNIVERSITY OF MUMBAI SCHEME OF INSTRUCTION AND EVALUATION (R2007) Programme: B.E. (ELECTRONICS ENGINEERING)

SEMESTER: VII

	No. of periods of 1Hour		Duration of	Marks			
Subjects .	Lecture '	Practical	Theory Paper in Hours	Theory Paper	Term Work	Oral	Total
VLSI Design	4	2	3	100	25	25	150
Filter Design	4	2	3	100	25	25	150
Power Electronics and Drives	4	2	3	100	25	25	150
Communication Networks Elective-II	4	2	3	100	25	25	150
1. Wireless communication 2. Advances in Biomedical Instrumentation 3. Micro computer system design 4. Digital Image Processing Design	4	2	3	100	25	25	150
Project -I		4	1.8. 27		25	25	50
TOTAL	20	14	15	500	150	150	800

SEMESTER: VIII

Ĭ		No. of periods of 1Hour		Duration	Marks			
r. 0	Subjects	Lecture	Practical	of Theory Paper in Hours	Theory Paper	Term Work	Oral	Total
	Advance VLSI Design	4	2 .	3	100	25	25	150
	Robotics and Automation	.4	2	3	100	25	25	150
	Embedded Systems and Real- Time Programming	4	2	3	100	25	25	150
	Elective-III 1. Advanced Networking Technologies 2. DSP Processors and architectures 3. Neural Networks & Fuzzy Systems 4. Electronics Product	4	2	3	100	25	25	150
	Design			544		10.00	d from	
	Project -II	100 100	8			50	100	150
	TOTAL	16	16	. 12	400	150	200	750

University of Mumbai

CLASS: B.E. (Electron	Semester -	VII	
SUBJECT: VLSI Design	gn	23 40 A2 WE	13
Periods per week	Lecture	04	
	Practical	02	Hite Ching
(each of 60 min.)	Tutorial	I · -	
tory's to the first		Hours	Marks
Evaluation System	Theory Examination	3	100
10 1 25 1 35 4	Practical examination		washi iz ru
1. 25 25 96	Oral Examination	-	25
The state of the s	. Term Work	-	25
operation is not be seen as a first	Total		150

Module	Contents .	Hours
Objective	To familiarize students with the different aspects of the VLSI field and to introduce important concepts that have industry value	es - code g
Pre-requisite	Digital System Design I and II, BEC	e Early B
1. Introduction to VLSI	Evolution of logical complexity in ICs as a function of time, VLSI design flow, Y-chart representation, design hierarchy/design abstraction levels in digital circuits, concepts of regularity, modularity and locality, Semi-custom & full custom devices	03
2. Physics of MOSFET	MOS capacitor, energy band diagrams, band bending, flat band voltage, threshold voltage calculation, threshold adjustment, MOSFET linear and saturated operation(GCA), MOSFET capacitance, channel length modulation. Types of scaling, functional limitations of scaling, short channel, narrow channel effects, hot electron effects.	, 13
3. Semiconductor manufacturing process	Wafer processing, mask generation, oxidation, epitaxy, ion implantation, diffusion, metallization, photolithography, process steps for NMOS & PMOS devices, CMOS inverters, latch-up in CMOS and its prevention. Process simulation using CAD tools Video of manufacturing process to be shown.	03
4.Design rules and layout	Need of design rules, NMOS, PMOS and CMOS design rules and layouts. Design of NMOS and CMOS Inverter, NAND and NOR gates. Interlayer contacts, Butting and Buried contacts. Stick diagrams, layout of integrated circuits. Realization of Boolean expressions in CMOS. Use of CAD tools for layout design and simulation.	10

5.MOS Inverters 6. Verilog	MOS inverters - resistive load - NMOS load - pseudo NMOS (Qualitative) and CMOS inverters (quantitative) -calculation of noise margin, calculation of rise, fall and delay times for CMOS inverter, transistor sizing and power dissipation, series and parallel equivalency rules, equivalent inverter (numericals on noise margin calculations, timing calculations, power dissipation, equivalency expected)	12
Viologiene	level, behavior and RTI modeling. Arithmetic	07
Venoral State Co.	Circuits in CMOS VLSI - carry look ahead adder	u Bost
State Medal 1	l '''9'' Speeg adders, subtractors, decoders	
, ,	I multiplexer and multipliers. Sequential circuits'	
. Wroneston		gS test)
Toya Deal	and counters, state machines).	Jan 1

- Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits -Analysis & Design, Second Ed., MGH
- 2. Jan M Rabaey, Digital Integrated Circuits A Design Perspective, Prentice Hall
- 3. Fabricius, Eugene D, Introduction to VISI Design. TMH
- 4. Samir Palnitkar, Verilog HDL, A Guide to Digital Design and Synthesis, Pearson Education.

Reference Books:

- 1. Neil H.E. Weste, Kamran Eshraghian, *Principles of CMOS VLSI Design: A* system perspective, Addison Wesley publication.
- 2. Fundamentals of Modern VLSI Devices by Yuan Taur, Cambridge University Press

Proposed Practical list

Suggested list of experiments using CAD tools such as Magic, Microwind, Tanner tools, Xilinx ISE etc.

- 1. Spice simulation of NMOS(resistive load, enhancement load, depletion load) inverters, CMOS inverters
- 2. Fabrication process simulation using CAD tool
- 3. Layout design and simulation using CAD tools, of the following
 - 1. CMOS Inverter
 - 2. NAND/NOR gates
 - 3. Boolean expressions
 - 4. Mux/Decoder
 - 5. Logic expression using pass transistor/ transmission gate
 - 6, 6T RAM cell
- 4. Simulation and synthesis of Verilog code for
 - 1. Adder/subtractor
 - 2. Mux/decoder
 - 3. flip-flop/counters
 - 4. State machines

Term work:

The term work should contain at least 7 CAD programs and 2 assignments covering the whole syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows,

Laboratory work (Experiments and Journal) : 15 marks.

Test (at least one) : 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

- 1. Question paper will comprise of total 7 questions, each of 20 marks.
- 2. Only 5 questions need to be solved.
- 3. Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be from the same module or mixed in nature.
- (e.g.- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- 5. In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
- 6. No question should be asked from pre-requisite module

overen gad mene	University of Mumbai			
CLASS: B.E. (Electron	nics Engineering)	Semester -	VII	
	SUBJECT: Filter Design	gn _. ,	•	
Periods per week	. Lecture	4		
	Practical	2		
(each of 60 min.)	Tutorial	- 4.5.		
and the state of t	in think to the series are also as a factor of the control of the series of the control of the c	Hours	Marks	
Evaluation System	Theory Examination	3	100	
	Practical examination		i e k	
	Oral Examination	With a Bosser's	25	
	Term Work		25	
	Total	17 3 3 8 50 3	150	

Objective	Filter is an important need of	This course is
no venili	Filter is an important part of any electronic system. to introduce the student the design of analog and department and multiple and mul	inis course is
11/1 - 2 - 100 (Carlo)		igital lillers
Pre-	Continuous and Discrete time signals and systems	
requisite		
Module	Contents	Hours
i that i was	Analog filters	Hours
	Filter specifications Inter-ture	4 5
1	Chebyshev, design (Derivation of T.F.), Elliptical	10
(原本計画)	filters, Frequency Transformations	10
	Low pass, high pass and band pass active filter realization infinite) - #G\$M
	realization, infinite gain single amplifier (LP,BP & HP)	
	1 ' 1 - 3 ' 1 ' 9 IIU NECISINA toodhaak infinita gain cingle	
	- Included S. Dight Order filters	1 200 mais
u zngs	Direct realization methods:	And to me
	Active network elements for direct realization,	ns but
2 100	inductance simulation frequency dependent negative	10
88	resistors, leapfrog realization techniques, primary	
to Half our	resonator block, switched capacitor filters.	병상의 스크
	IIR filter design	· 6/DIII
	IIR filter design methodology, Design of Butterworth	on agreed w
3	and Chebyshev filters using Impulse/step invariant	6
	method, matched Z Transform method, Bilinear	
	transform Technique. Spectral transformations	н
	Filter design by pole zero placements.	
4	FIR filter : Analysis and design	6
•	Linear phase FIR filter and its types, FIR filter design	Notice of CVC
	using windows and Frequency sampling method, Half	1 1951 A f
*	Band FIR filter design.	and the second
. 50	Adaptive Filters:	1 1 to 1
	Concept of adaptive filter ,MMSE criterion ,LMS and	single P
5	RLS algorithms ,Basic Weiner filter and its	8
	applications	JAN KIRIX N
	Multirate Digital signal Processing	
	Concepts Decimation Interpolation, sampling rate	ab Sin 13
e	l annuarion by raional factor, polyphase structures	8
6	applications like subband implementation, applications like subband	Black
	coding and Quadrature mirror filtering.	

Principles of Active network synthesis and design: Govind Daryayani John Wiley publication

Active and passive analoig filter design- Lawrence P Huelson

Tata- Mc-Grawhill publication

E.C.Ifeachor and B.W Jervis, Digital Signal Processing A Practical approach, Pearson Publication, second edition

Ashok Ambardar, Digital Signal Processing, Cengeg Learning Publication,.

J.G. Proakis, D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and applications, Prentice Hall of India, 1995

A.V. Oppenheim, Ronald W Schafer, Prentice Hall, 1983.

 A.Antoniou, Digital Filter analysis and applications. Tata McGraw-Hill Publication.

Siman Hykin, Adaptive filters, PHI Publications

 S,Salivahanan, A. Vllaraja, C.Ganapriya Digital signal processing ,Mc Graw Hill ,second edition

• P.P.Vaidyanathan Multirate systems and Filter Banks Prentice Hall of

india 2006

Digital signal processing :system analysis and design .Diniz ,da sillva, Netto Cambridge university press

Reference Books:

- B.P.Lathi, linear systems and signals Oxford University Press second Indian Impression, 20007.
- S.K. Mitra, Digital Signal Processing, Tata McGraw-Hill Publication, 2001
- Chi-tsong Chen Digital signal processing, Oxford University Press
- P.P.Vaidyanathan Multirate systems and Filter Banks Prentice Hall of india 2006
- Digital signal processing:fundamentals and applications Li Tan Acadamic press

Suggested list of simulations Matlab or C/C++ or Labview:

- 1. Analysis of analog filters in frequency domain
- 2. IIR filter design: Impulse invariant and Bilinear transform method
- 3. Linear phase filters: comparison of various types
- 4. FIR design using windows
- 5. FIR design using frequency sampling .
- 6. Effect of quantization on filter design
- 7. Introduction to FTA tool for filter design
- 8. Application of adaptive signal processing to practical one dimensional signal e.g. speech signal ,ECG signal, music signal etc
- 9. Implementation of interpolation and decimation operation
- 10. implementation of filter on DSP processor

Term Work:

BE, VII-VIII, Electronics, wef 2010-11

The term work shall consist of at least two numerical assignments and six simulations of syllabus, MATLAB Or C/C++ or Labview simulations covering the whole of syllabus, The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

Test (at least one)

: 15 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

- Question paper will be comprise of total 7 questions, each of 20 marks.
- Only 5 questions need to be solved. 2.
- .Question number 1 will be compulsory and will cover all modules. 3.
- Remaining questions will be mixed in nature. (e.g.- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- In question paper weightage of each module will be proportional to 5. number of respective lecture hours as mentioned in the syllabus.
- No question should be asked from pre-requisite module. 6.

	University of Mumbai	0 10 10 10 10 10 10 10 10 10 10 10 10 10	711
CLASS: B.E. (Electronic	s Engineering)	Semester - \	V II
SUBJECT: Power Elect	ronics and Drives	i, ishinibi	- 1
	Lecture	4	
Periods per week	Practical	2 .	
	Tutorial	-	
(each of 60 min.)		Hours	Marks
	Examination	3	100
Evaluation System	Theory Examination Practical /Oral		
	examination	The second secon	25
	Oral Examination		25
	Term Work		150
	Total		100

Objective	To teach the applications of power electronics devices. Also to study Industrial Drives.	
Pre- requisite	Power Semiconductor devices, AC and DC machines	
Module	Contents	Hours
1	Phase Controlled Converter: Single phase bridge converter with effect of source impedance. Dual converter.	04
2	Chopper: Principle of chopper operation, step –up and step – down, one quadrant, two quadrant chopper (Type A and B). Thyristorised chopper circuits a) Voltage commutated chopper b) Current commutated chopper c) Load commutated chopper	10
3 Production of the control of the c	Inverter: Classification of inverter, Analysis & Design: a) Series, Parallel and bridge (Mc Murray) b) Voltage and current source inverter c) PWM inverter Different methods for harmonic reduction in inverter output.	12
4	DC Drives: Concept of DC electric drive with respect to speed control. Single phase, half wave semi converter, full converter drive for separately excited dc motor. Dynamic and regenerative braking of DC motor. Methods used to adjust following parameters of a typical dc drive.	08
0.02	Speed 2) IR compensation 3) current limit 4) acceleration/de-acceleration	
5	AC Drives: Induction motor fundamentals and speed control methods 1. Stator voltage 2. Variable frequency 3. Rotor resistance 4. Slip energy recovery scheme Drives related to V/F control and slip power recovery scheme.	08
6	Applications: SMPS and UPS:- Analysis of fly back, forward and half bridge converters	06

for SMPS. Block diagram and configuration of UPS, salient features, selection of battery and charger ratings and sizing of UPS

Text Books:

1) General Electric: SCR manual, USA.

2) M.H. Rashid, Power electronics, PHI India.

3) M.D. Singh and K.B. Khanchandani, power electronics, Tata McGraw Hill 4) Dr. P.S. Bimbhra, Power Electronics, Khanna Publications.

5) shepherd, Hulley, Liang power electronics and motor control second edition,

Additional Reading:

1)Chute and Chute: Electronics in Industry; MGH

2)B.W. Williams: Power Electronics, Jhon Willey,1975.

3) P.C. Sen , Power Electronics, TMH.

Suggested Laboratory Experiments

Minimum Six experiments on

- Various types of Inverters
- Various types of Choppers
- Speed Control of DC Motor and Induction Motor

Term work:

Term work shall consist of minimum six experiments, Two Assignments and a

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

Question paper will comprise of total 7 questions, each of 20 marks. 2.

Only 5 questions need to be solved.

Question number 1 will be compulsory and will cover all modules.

4. Remaining questions will be from the same module or mixed in nature.

(e.g.suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)

In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

6. No question should be asked from pre-requisite module

	University of Mumbai		ORDANA MARKATAN
CLASS: B.E. (Electron	ics Engineering)	Semester	– VII
SUBJECT: Communica	ation Networks	L	-
Periods per week	Lecture	4	
(Each of 60 min.)	Practical	2	
	Tutorial	-	
	•	Hours	Marks
Evaluation System	Theory Examination	3	100
	Practical examination	. ·	-
	Oral Examination	están I	25
2006.00.00	Term Work		25
Light of the second continues	. Total	neu fan eg i mei e	150

Objectives:

Interconnecting hardware, configuring network systems, measuring performance, observing protocols in action, and creating client-server programs that communicate over a network all help sharpen students's understanding and appreciation.

Module	Contents	Hours
1	Introduction to Communication Networks	06
	Communications Model, Data Communication	O BANDE OF
	Networks- Public Switched Telephone Network	and the
	(PSTN), Leased Line, Local Area Networks	*
	(LAN), Public Switched Data Network (PSDN).	
D - http://www.	and Integrated Services Digital Network (ISDN).	and littly its
	Communication Architectures, Protocol Layer	adrance
	Concepts, OSI Layer, Standard Organizations.	
	Transmission Media: Twisted pair, STP, UTP,	ourly Eve
V STARKS	Coaxial cable, Fiber Optics, Wireless,	1. 1.000
	Microwave, Satellite, Radio, and Media	E SURO
	Properties.	denin)
2	Data Transmission and Digital Carrier	08
yna tro a sid de la	Systems - Control of the Control of	er ng
	Simplex, Half-Duplex, Full-Duplex, Serial and	entablin
co tonuti s	Parallel Transmission, Synchronous and	aut hi

switching, Virtual Circuits and Datagram. Routing in Packet Networks, Network Algorithms and Shortest Path Routing, Congestion Control in Switched Data Networks. Local Area Networks and High-Speed LANs LAN characteristics, Topology, Bus, Ring, Star, LAN Media, Data Link Layers, MAC Address, Logical Link Control, LAN Standard, IEEE 802.2, IEEE 802.3- CSMA/CD, CSMA/CA Ethernet architecture, IEEE 802.3 specifications, Hub, 10Base5, 10Base5, 10Base7, 10BaseF, Concept of bridge LAN., Ethernet Frame, Binary Back off, Inter-frame Gap, Ethernet Performance, Ethernet Switching. IEEE 802.4, IEEE 802.5, Gigabit Ethernet and FDDI. Applications and Layered Architectures Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing,			
Plow Control, Framing, Sliding-Window, Error Detection, Parity Check, Cyclic Redundant Check (CRC), Error Control Techniques, Stopand-Wait ARQ, Go-back-N ARQ, Selective-repeat ARQ. HDLC Frame Format Switching Switching Switching, Virtual Circuits and Datagram. Routing in Packet Networks, Network Algorithms and Shortest Path Routing, Congestion Control in Switched Data Networks. Local Area Networks and High-Speed LANs LAN characteristics, Topology, Bus, Ring, Star, LAN Media, Data Link Layers, MAC Address, Logical Link Control, LAN Standard, IEEE 802.2, IEEE 802.3- CSMA/CD, CSMA/CA Ethernet architecture, IEEE 802.3 specifications, Hub, 10Base5, 10Base5, 10Base7, 10BaseF, Concept of bridge LAN., Ethernet Frame, Binary Back off, Inter-frame Gap, Ethernet Performance, Ethernet Switching. IEEE 802.4, IEEE 802.5, Gigabit Ethernet and FDDI. Applications and Layered Architectures Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing,	3	Synchronous. Modem functions, Standard V Series. Digital Carrier Systems: T-carrier, Super frame, Extended Superframe, (ESF), XDSL. E-carrier, PDH, Synchonouse Digital Hierarchy, Synchronous Optical Network, concept of SONET/SDH, and Digital Multiplexing Hierarchy, Data	
Switching technology, Circuit switching, Packet switching, Virtual Circuits and Datagram. Routing in Packet Networks, Network Algorithms and Shortest Path Routing, Congestion Control in Switched Data Networks. 5 Local Area Networks and High-Speed LANs LAN characteristics, Topology, Bus, Ring, Star, LAN Media, Data Link Layers, MAC Address, Logical Link Control, LAN Standard, IEEE 802.2, IEEE 802.3- CSMA/CD, CSMA/CA Ethernet architecture, IEEE 802:3 specifications, Hub, 10Base5, 10Base5, 10Base7, 10BaseF, Concept of bridge LAN., Ethernet Frame, Binary Back off, Inter-frame Gap, Ethernet Performance, Ethernet Switching. IEEE 802.4, IEEE 802.5, Gigabit Ethernet and FDDI. 6 Applications and Layered Architectures Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing,	ALPALL STORES	Detection, Parity Check, Cyclic Redundant Check (CRC), Error Control Techniques, Stopand-Wait ARQ, Go-back-N ARQ, Selective-repeat ARQ, HDLC Frame Format	08
LAN Characteristics, Topology, Bus, Ring, Star, LAN Media, Data Link Layers, MAC Address, Logical Link Control, LAN Standard, IEEE 802.2, IEEE 802.3- CSMA/CD, CSMA/CA Ethernet architecture, IEEE 802.3 specifications, Hub, 10Base5, 10Base5, 10BaseT, 10BaseF, Concept of bridge LAN., Ethernet Frame, Binary Back off, Inter-frame Gap, Ethernet Performance, Ethernet Switching. IEEE 802.4, IEEE 802.5, Gigabit Ethernet and FDDI Applications and Layered Architectures Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing,		Switching technology, Circuit switching, Packet switching, Virtual Circuits and Datagram. Routing in Packet Networks, Network Algorithms and Shortest Path Routing, Congestion Control in Switched Data Networks.	08
Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing,	en <mark>olii</mark> mowies	LAN Characteristics, Topology, Bus, Ring, Star, LAN Media, Data Link Layers, MAC Address, Logical Link Control, LAN Standard, IEEE 802.2, IEEE 802.3- CSMA/CD, CSMA/CA Ethernet architecture, IEEE 802.3 specifications, Hub, 10Base5, 10Base5, 10BaseT, 10BaseF, Concept of bridge LAN., Ethernet Frame, Binary Back off, Inter-frame Gap, Ethernet Performance, Ethernet Switching. IEEE 802.4,	10
and TCP/IP Utilities	6 chans	Applications and Layered Architectures Examples of Protocols, Services (HTTP, DNS and SMTP etc), and Layering, TCP/IP Architecture. TCP/IP Protocol, IP Addressing, The Berkeley API, Application Layer Protocols	08

1. William Stallings, Data Computer Communications, Pearson Education

2. A. Leon-Garcia and Indra Widjaja, Communication Networks, Tata McGraw-Hill Publication

3. Behrouz A Forouzan, Data communications and Networking 4th Edition, McGraw-Hill Publication,

4. J. F. Kurose and K. W. Ross, Computer Networking, Pearson Education 5. D. Bertsekas and Gallager, Data Networks, 2nd Edition, Prentice-Hall of India

Reference Books:

1. Gerd Keiser, Local Area Networks, McGraw-Hill Publication.

- 2. Dayanand Ambawade and Deven Shah, Linux Lab, Wiley-Dreamtech Publication.
- Behrouz A Forouzan, Local Area Network 4th Edition, McGraw-Hill Publication
- 4. Youlu Zheng, Networks for computer scientists and engineers OXFORD Publication
 - 5. Natalia olifer Victor olifer, Computer Networks Wiley- Publication

Proposed Practical list:

- Study of Hardware and Software Components of Computer Communication and Networking
- 2. Network Installation & Configuration of Network OS : GNU/Linux
- 3. IP Networking & Network Commands: Ifconfig, ping, traceroute, netstat, arp, nslookup dig & route etc.
- 4. Study of Modem Commands, Queries
- 5. Study of Serial Communication (RS-232)
- 6. Study of Network topology and flow control techniques.
- 7. Simulation of Shortest path routing algorithms.
- 8. Installation and Configuration of Telnet & FTP Server/Client
- 9. Installation and Configuration of DNS & Web Server/Client
- 10. Network Protocol Analyzers : TCPDUMP & ETHEREAL
- 11. Implementation of CSMA/CD and Stop-n-Wait Protocols using Network Simulator (ns-2)
- 12. Study of Wireless LAN (WLAN): Adhoc & Infrastructure Network Mode
- 13. Implementation of Socket Programming

Term work:

Term work shall consist of minimum six experiments, 2 Assignments and a written test.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

- 1. Question paper will comprise of total 7 questions, each of 20 marks.
- 2. Only 5 questions need to be solved.
- 3. Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be from the same module or mixed in nature.
- (e.g.- suppose Q.2 has part (a) from, module 3 then part (b) will be from any

module other than module 3.)

In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

No question should be asked from pre-requisite module

, Spreading Factorial	University of Mumbai	carettill	,	
CLASS: B.E. (Electroni		. The 1	– VII (Elective)	
SUBJECT: WIRELESS	COMMUNICATION (Elective	/e)		
periods per week	Lecture	4		
•	Practical	2		
(each of 60 min.)	Tutorial	-		
3.00		Hours	Marks	
Evaluation System	Theory Examination	3	100	
	Practical examination			
and the second	Oral Examination		25	
STATE OF THE CASE OF	· Term Work	12-31-3	25	
	Total	11.4-1	150	

Module	Contents	Hours
- A STANDARD CONTRACTOR OF THE STANDARD CONTRACT		essues a fee a constant
Objective	The objective of the course is to introduce the	-
Fasher	Concepts of basic wireless mobile communication systems.	
Pre-requisite	Fundamentals of Digital Communication	· · · · · · · · · · · · · · · · · · ·
1 .	Introduction and Cellular Concept Existing technology, Evolution in wireless systems, Trends in cellular system	08
s Education Gargo - Peason	Frequency Reuse channel Assignment Strategies, Handoff Strategies, Interference and System Capacity, Cellular System, Design in	
	worst case with an omni Directional Antenna, Co-Channel Interference Reduction with use of Directional Antenna, Improving Coverage and Capacity in Cellular systems, Trunking and	Adente,
2 ametay3	Grade of service WIRELESS COMMUNIACTION SYSTEMS GSM	10
Metworks Vally	GS Services and features, GSM Architecture and interfaces, GSM Radio Sub System, GSM	1 (2) W
tent S ITT b	Channel Types , Traffic Channels, Control Channels, Example of a GSM call, Frame structure for GSM , Signal Processing in GSM,	A - (A
3	GPRS. Wideband Modulation Techniques -OFDM Basic Principles ,OFDM Signal Mathematical	12

7) Wireless Communications: Andreas F. Molisch, Wiley Student Edition

proposed Practical list

Hardware setups or simulation experiments on the following

- 1. OFDM (2 expts),
- 2. GSM (2 expts),
- 3. CDMA (2 expts),
- 4. One seminar per student on related latest technology in wireless systems (outside syllabus)

Term work:

Term work shall consist of minimum six experiments, Two Assignments and a written test.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

- 1. Question paper will comprise of total 7 questions, each of 20 marks.
- Only 5 questions need to be solved.
- 3. Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be from the same module or mixed in nature.
- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
- No question should be asked from pre-requisite module

University of Mur	mbai .
CLASS: B.E. (Electronics Engineering)	Semester – VII (Elective)
SUBJECT: Advances in Biomedical Instrume	ntation (Elective)

Periods pe	r week	Lecture	4		agir a. 🥞
		Practical	2		
(each of 60	min.)	Tutorial -		Polegran de	
			Hours		Marks
Evaluation	System	Theory Examination	3		100
		Practical examination	_		
	7 1	Oral Examination	- ! !!		25
		Term Work	-		25
	1.0	Total			150
Module	Contents			-	Hours
Objective		inderstand .importance of	pathological	and	
	diagn	ostic equipments in Medical	Electronics	. The	hale for an
	mater	ial and working of prosthetic a	nd intensive	care	The same of the same of
E . The shop	unit. [Different imaging techniques in	n detail and	Drug	La Arena
D	Delive	ery and Hospital Information S	system		- 20
Pre-	Knowledg	ge of generation of electri	cal signal	after	
requisite		anatomy and physiology of I	numan body	y and	
•	different	systems. Basic working	and desig	n of	1
1		al instruments.			00
	_	inciple of Photometry:		. "	06
	1. 4.1	er Lambertz's Law,			i i i ka e tared
	and the second second	otoelectric Colorimeter	•		
71 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	· · · · · · · · · · · · · · · · · · ·	ectrophotometer		A	. Harris de la
		ame photometer		4 7 2	
2		toanalyzer			-
2		as Analyzers:	ografia i Alik	30 50	08
		22, PCO2 and PH measurement	nt;	distr	F1 //4/43
and the same		e Blood Gas Analyzer; I Counter :		finde is	A DOM
		ethods of Cell counting-Coulter	Counters:	,	
		tomatic recognition and	Counters,	• • • • • • • • • • • • • • • • • • • •	34
		ferential counting of cells.	54 Qle.	1 1 2 2 2 2	
3		onitoring Instruments:			06
		rdiotocograph			00
i i i i i i i i i i i i i i i i i i i		etal heart rate measurements			
YOU THE		etal scalp pH monitoring			
4		and Prosthetic Engg.	10 36 17 17 1		10
ot list		, Need and Classification	· · · · · · · · · · · · · · ·	,• ;	10
3 (2 1 1 1		uman Locomotion – Gait Cycle	5 Adheren	to be	A may 18
A 51 1304 X	Biomateri	als : Definition, Need and Clas	sification	Jir gar	10 CH 11
		Testing and Biocompatibility		1 20100	
		d Lower limb Prosthetic devices	S		¥ 12
entre en est		Lower limb Orthotic devices			有数数
and the second s		arious biomaterials and applic	ations		
1 10		tallic Implants			The second second second
		mposites			
Los Cost		ramics		A House The	
	4.4.	ymers	The second second	S. Service	The state of the s
the supplementary of		g Bypass machine and artificia	l heart volve	00.4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

_	그리다 하는 이 전체적에서 경기되면 하나 사이와 마나를 사용했다면 많은데 그 전환 나는데 그를 받았습니다. 기술을 하는데 기술을 다 되었다.	
5	Fundamentals of medical imaging:	10
nd he	A-ray computed Tomography Spiral or Helical C T. Slip	•
1101 01	The reciliology, C. I. Angiography Clinical use &	d to the
	biological effects and safety Magnetic resonance	7
adlumnota	I "" aging biological effects and safety Nuclear medical	1 1
(Danish Str.	imaging Biological effects and safety. Infrared imaging,	8
	Liquid crystal thermography. Microwave thermography.	· 1110/14/2-49
. Vijarajio	Endoscopy, gastroscope, bronchoscope, cystoscope, colonoscope, Enteroscope Lithotripsy.	OWMINET
6 pageyon	Advances in Pierre die 19	11
10) 8,070,00	Advances in Biomedical Systems:	08
	Introduction to Nanotechnology and its use in Drug Delivery System,	Wholelet
1,	Hospital Information evetare D. I. d	
tarhon	Hospital Information system: Role of database in HIS.	taib eriT
exte	Need of Networking in HIS. Overview of Networking, topologies and its configuration. Structuring medical	sieroda_i
	record to carry out functions like admissions,	18) 1391
actory	discharges, treatment history etc.	
. 20	Computerization in pharmacy & billing Automated alinical	Sall Sill
	laboratory systems & radiology information system.	sin roma-q
ck.	Computerization in pharmacy & hilling, Automated clinical	The float performs

- Khandpur R. S., Handbook of Biomedical Instrumentation, Tata McGraw Hill, second edition, 2003
- 2. Carr and Brown, Introduction to biomedical equipment technology, fourth edition, Pearson press, 2003
- 3. Sujata V. Bhat, Biomaterials, Narosa Publishing House, 2002.
- 4. W.R.Hendee & E.R.Ritenour, Medical Imaging Physics (3rd eds), Mosbey Year-Book, Inc., 1992.

Reference Books:

- 1. John G. Webster, Bioinstrumentation John Wiley and sons,2004
- 2. Joseph Bronzino (Editor-in-Chief), Handbook of Biomedical Engineering, CRC Press, 1995.
 - 3. Neelina Malsch, Biomedical nanotechnology by CRC press release, Malsch TechnoValuation, Utrecht, The Netherlands
 - L.A.Geddes and L.E.Baker, "Principles of Applied Bio-Medical Instrumentation" John Wiley & Sons 1975.
 - 5. Khandpur R S, Handbook of Analytical Instrumentation, Tata Mc Graw Hill
 - 6. Harold E. Smalley, "Hospital Management Engineering A guide to the improvement of hospital management system", PHI. C. A. Caceras, "Clinical Engineering"

Proposed Practical list

Sr.no	Topic	Title of Experiment
1	Basic principle of	Experiment based on any analyzer
the production of the same of the same	Photometry	SORGED I CARREST VINE CONTROL OF THE
	/Analyzer	Particle per west
2	Monitors	PH Meter
3		FHR (Foetus Heart Rate Monitor)
4	Orthotic and	Prosthetic Limb
. 0	01 2	Evaluation System Theory Evanded on

5	Prosthetic Engg.	Heart Lung Machine or any other Prosthetic unit
6 7	Medical Imaging	Experiment to demonstrate imaging based on different
8	HIS 10	Principles Demonstration of S/W used for hospital Information System

The term-work shall consist of at least six laboratory experiments covering the whole of syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows,
Laboratory work (Experiments and Journal) : 15 marks.

Test (at least one) : 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Termwork:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

- 1. Question paper will comprise of total 7 questions, each of 20 marks.
- 2. Only 5 questions need to be solved.
- 3. Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be mixed in nature. (e.g.- suppose Q.2 has part
 - module 3 then part (b) will be from any module other than module 3.)
- 5. In the question paper, weightage of each module will be proportional to number of
 - respective lecture hours as mentioned in the syllabus.
- 6. No question should be asked from pre-requisite module.

	University of Mumbai		
CLASS: B.E. (Electron	nics Engineering)	Semester -	- VII (Elective)
SUBJECT: Elective -	Microcomputer System Des	sign	100
Periods per week	Lecture	4	
	Practical	2	Anna de la Co
(each of 60 min.)	Tutorial		ē.
jih an is sain i i i hadanas	AND ENGINEERING	Hours	Marks
Evaluation System	Theory Examination	3	100

•	Practical /Oral		61 (4)
1	examination		1.3
171	Oral Examination	11 : 15 - 5/26	25
UNI I	Term Work	d Menuda	25
	Total		150

Module	Objectives: To understand the architecture and fun of Pentium processor, its peripherals and interfacing	ctioning
	Pre-requisite: Fundamentals of Microprocessor	
	Contents	Hours
1	The Pentium Processor	08
and the second s	Detail discussion of Pentium architecture and	00
	functional units: super scalar architecture, dual pipe	
	line , Integer pipeline stages, Floating point instruction	
	stages,	
•	Overview of on chip code Maintaining coherency in	
•	On-chip cache	
	MESI protocol Write once policy	OBI OF
F1.15	Study of Pentium signal interface, interface with	
1 (10)/10	various devices, misaligned data transfers data bus	tel 7th
	steering for 32, 16 and 8 bit devices	Real Lan
2 4 1	The Pentium Processor	10
22814	Code cache organization, split line access	Seno I Ak
	Branch Prediction logic, Instruction pairing rules	•
	Data Cache organization, detail discussion with	s. annua
	various situations of U and V pipeline accesses	and the same of th
	Burst bus cycles, cache line fills, single transfer cycles	9
	pipelined cycles, special cycles. Interrupt acknowledge	Ja
	bus cycle, bus cycle state machine, bus and bus state	ils.
	transition. System management mode	integral toy C
	Interrupts, reliability and error reporting	motern trades
3	Advanced features of Pentium II , Pentium Pro ,	06
hismin	Pentium IV Out of order execution , Advanced Branch	1. 50
	Prediction, Hyper threading,	ti devis
	On chip Level 2 cache, Trace cache.	
4 ,	PCI bus:	10
•	Introduction to local bus , Need for standard bus	
Aeinw a hn	PCI signal interface: Functional grouping of signals,	Tenn work
	Their role in transactions	120
	PCI Bus arbitration , Hidden Bus Arbitration , Bus	d Helb arti
	Access Latency	/ crateda
. 63.7	Situations when master or target dominates the bus	Had test
eathelandry	DOL road write commands	and and
A THERE	I Interrupt handling in PCI, Interrupt Routing and	Campher
. A.		Dial Ex I
Are resource	Need for the configuration space and its usage	er ilse in are
5	Designated Rus Interfaces	08
•		
5 (4)	Basic hard disk structure IDE interface signals ,Timing Specifications, IDE	e literatural

and the same of th	register model, IDE protocols, commands SCSI Bus hardware , Phases in transactions, Commands and protocols	1
6	Universal Synchronous Bus(USB) :	06
primarada	Introduction to USB, PC requirements, Bus topology, understanding the host and the	
an on	peripheral, the development process. USB transfer basics, Elements of a transfer, successful transfers. Transfer types, Control transfer, Bulk transfer, Interrupt transfer,	Mount
60	Isochronous transfer, time critical transfers.	1

- 1) Tom Shanley et al, Pentium Processor System Architecture, Addison Wesley Press
- 2) Tom Shanley et al , PCI System Architecture , Addison Wesley Pres
- 3) F. Schmidt , SCSI Bus and IDE Interface , Addison Wesley Press
- 4) Jan Axelson , USB Complete , Pentium Publication , Second Edition

Reference Books:

1) Tom Shanley et al, Protected Mode Architecture, Addison Wesley Press

Suggested Laboratory Experiments

Minimum six experiments on

- Use of CPUID instruction and identification of Processor
- Various uses of DOS Interrupts
- PCI BIOS

And assignments /experiments covering other topics of syllabus

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Term work:

Term work shall consist of minimum Six experiments, assignments and a written

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work. **Oral Examination:**

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

Theory Examination:

BE, VII-VIII, Electronics, wef 2010-11

Scanned with OKEN Scanner

Question paper will comprise of total 7 questions, each of 20 marks. 1.

Only 5 questions need to be solved. 2.

- Question number 1 will be compulsory and will cover all modules. 3. 4.
- Remaining questions will be from the same module or mixed in nature. suppose Q.2 has part (a) from, module 3 then part (b) will be from any (e.g.module other than module 3.)
- In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
- No question should be asked from pre-requisite module

	Francisco de	University of Mumbai	The state of the state of	
CLASS: B.E	(Electron	nics Engineering)	M. Drantzeren S.	
1 1 1 1 1 1 1 1 1	0.000	iles Engineering)	Semester – VII	(Elective)
	· Pastra	SUBJECT: Digital Image Pro	cossing	
Periods per	week	Lecture	04	-
		Practical		
each of 60	min.)	Tutorial	02	
=		istorial	Hours	Marks
Evaluation	System	Theory Examination	03	100
		Practical examination		100
e in in the Lit	data tahun bep	Oral Examination		25
		Term Work	_	25
Objective	now the	Total rocessing has grown consider	tot i allo via da	150
requisite Module	Contents	us and Discrete time signals a	and Systems	6 Conxeter
1			rea prejordeo	Hours
epp	Digital Image Fundamentals Introduction, components of image processing systems, Image sensing & acquisition, Image sampling & Quantization, Pixel operation,			4 gambe
2		nhancement	- Aprilla Habert	8 4 2 9
	Gray Lev	rel Transformațions, Histogra	am Processing.	anile t-pipe
e de la suite d	Spatial F	iltering, Smoothing and Sha	arpening Filters.	
4. 345. 25. 5. 4.		rphic Filtering Colour Image I	Enhancement.	1. Yo enhar
Image Segmentation Detection of Discontinuities, Edge linking & Boundary Detection, Thresholding, Region based segmentation Laplacian of Gaussian, Derivative of Gaussian, Canny Edge Detection, Morphological operation: Dilation erosion, Opening & Closing, Basic		Theo of E		

Scanned with OKEN Scanner

. 199	Morphological Algorithm, Image representation schemes.	Duestion
4 you ned	Image Transform Discrete Fourier transform, Walsh transform(WT), Hadamard transform, Cosine transform, Haar transform, Wavelet transform,	8
5	Image Compression Fundamentals ,Lossless compression : RLE, Arithmetic Coding, Huffman Coding, ,Lossy compression : JPEG,MPEG, Subband Coding, Vector quantization, Image & Video compression standard.	10
6	Applications of Image Processing Case Study on Digital Watermarking, Biometric Authentication (Face, Finger Print, Signature Recognition), Vehicle Number Plate Detection and Recognition, Object Detection using Correlation Principle, Person Tracking using DWT, Handwritten and Printed Character Recognition, Contend Based Image Retrieval, Text Compression.	6

- 1. Gonzalez & Woods, Digital Image Processing, Pearson Education, Second edition.
- 2. W. Pratt, Digital Image Processing, Wiley Publication, third edition, 2002.
- 3. S. Jayaraman Digital Image Processing TMH (Mc Graw Hill) publication
- 4. Milin Sonaka, Digital Image Processing and computer vision cengage learning, Thomson publication second edition.2007.
- 5. A.K. Jain, Fundamentals of Image processing, Prentice Hall of India Publication, 199
- 6. Gonzalez & Woods, Digital Image Processing using MATLAB, Pearson Education

Reference Books:

- 1.Mc Andrew ,Introduction to Digital Image processing with Matlab cengage learning publication
- 2 Doubhorty, Digital Image processing for medical application, Cambridge

Suggested List of Experiments:

List of experimental: using C/C++ or matlab or java

Topic-1: Image Enhancement [Any two Experiments]

- 1. To enhance image using Histogram Equalization
- 2. To enhance image using Contrast Stretching
- 3. To enhance image using spatial filtering
- 3. To perform Colour Image Enhancement

Topic-2: Image Segmentation [Any two Experiments]

1. To find edges using LOG and DOG

2. To find Edges using Prewit/ Sobel/ Fri-chen / Robert operators. 3. To find edges using canny Edge Detection.

4. To implement Morphological Operators

Topic-3: Image Compression [Any Two Experiments]

1. To compress using Huffman coding

2. To compress DCT coefficient of Image

3. To compress Wavelet Coefficient of Image.

4. To compress Binary Image using Run Length Coding

Topic-4: Application Development [Any Two Experiment]

- 1. Digital Watermarking
- 2. Biometric Authentication such as Face / Finger Print / Signature Recognition)
- 3. Vehicle Number Plate Detection and Recognition,
- 4. Object Detection using Correlation Principle,
- 5. Person Tracking using DWT,
- 6. Handwritten and Printed Character Recognition,
- 7. Contend Based Image Retrieval,
- 8. Morphological Toolkit Development
- 9. Human Expression Detection
- 10. Image Enhancement using Adaptive Histogram Equalization(AHE), Modified AHE(MAHE), Technique.
- 11. Image Compression using Vector Quantization
- 12. Image Compression using JPEG

Term Work:

The term work shall consist of at least six MATLAB Or C/C++ covering the whole of syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks:

lest (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

1. Question paper will comprise of total 7 questions, each of 20 marks.

2. Only 5 questions need to be solved.

- 3. Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be from the same module or mixed in nature.
- (e.g.- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- 5. In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
- No question should be asked from pre-requisite module

	nics Engineering nester VII
Subject	t – Project -l
Project Hour: 4 Hrs/week	Term work: 25 marks Oral Exam. : 25 marks Total marks=50 marks

Note: One faculty will not guide more than 3 projects in a semester. For every group allotted to faculty the load is considered as 1 Hour per group per week, be specified in time table of the faculty. Each group will not have more than 4 students.

Rationale: Project allows the student to work independently to put the knowledge of Electronics engineering theory into practice.

Detailed description

Purpose:

- Engineering Project is a technical mandatory course.
- Project is the conclusive effort of independent work in the span of two semesters. The project course challenges the student to explore wide range of topics and opportunities for innovation.
- Responsibility is placed on the student to apply learning from various engineering courses and to seek out and make the best use of the available resources in terms of faculty, staff, library, laboratory, etc.
- This course is an opportunity for students to further develop the managerial skills while working in a team, creative skills by developing novel engineering solutions and communication skills presenting their end application, all necessary to be a successful engineer.
- Introducing the concept of professional literature and Gaining experience in writing a technical document.
- Enhancing employability through the evidence of independent work.

The students of Electronics Engineering are expected to build a project by designing an engineering solution to the any of the following:

- Improvise existing technology
- Real life concerns to improve basic transport/healthcare/pollution/population/security/utility services water, gas, electricity, drainage, communication etc /infrastructure, housing etc
- Develop mathematical models to facilitate analysis and verifying the same
- Build dedicated or support applications for space/ military/medical commercial/telephone/industrial/ scientific.

To complete the project, students should describe a mathematical model, simulate, design, development, implementation or small research project in an area of specialization.

Note: Topics are given for student reference and students can explore beyond the topics specified under the guidance of project guide

Guidelines:

- Students should work under the guidance of any faculty member from the department.
- A faculty member must officially supervise all projects. Industry/ research Institute's supervisor (Qualified) may, under the direction of a faculty member, also supervise students. A faculty member is always responsible for the grading of every project.
- Group members should not be more than four

Project is expected to be completed by end of VIII semester

- At the end of VII semester, students should submit synopsis summarizing the work done in VII semester. The objective of this activity is to achieve the following
 - Introduction/need/scope of the project

Clarity on the status of project and plan of action for VIII semester

- Accumulation of the literature survey done (No un-authentic URL):
 The literature survey should be through standard Text book,
 References, Other publications of journals like-IEEE, Wiley Interscience, Springer, Elsevier or similar, of repute.
- Procurement of Software/ Hardware needed for Installation/ Testing of projects in VIII semester
- Corrective steps to be taken if any
- Students are expected to adopt systematic approach towards project completion
 - o Each project should follow the scientific method and should apply the problem-solving approaches studied in earlier courses. In general, this includes: Gathering Information: A review of the state of the art should be made using the published literature as well as textbooks and student reports from previous projects if available.
 - organize a logical sequence of steps to achieve these goals. This will vary depending on the project, ability to procure materials, availability of equipment, etc.
 - o Regular Meetings: Students must meet regularly (weekly-4Hrs in VII Semester and 8 Hrs in VIII Semester) with the project guide.
 - o Professional Record Keeping: Proper records are essential and are typically kept in a log book with all details of activity noted. Be sure to

use standard nomenclature and work in the SI system of units. (Log. book will contain in table format: Date/ Activity/ outcome/ comment on outcome/ Resources utilized/ Next meeting date, Target/ Guide's Remark)

Term work

Term work should consist of the above mentioned activities which shall be evaluated and shall carry a weightage of 25 marks.

Oral Examination

The oral examination shall be conducted on the basis on presentation given by the students and shall carry a weightage of 25 marks.

UNIVERSITY OF MUMBAI SCHEME OF INSTRUCTION AND EVALUATION (R2007) Programme: B.E. (ELECTRONICS ENGINEERING)

SEMESTER: VII

	*	No. of perio	ods of 1Hour	Duration of	1 1 1 2	I	Marks	
Sr. No	Subjects	Lecture	Practical	Theory Paper in Hours	Theory Paper	Term Work	Oral	Total
1	VLSI Design	4	2	3	100	25	25	150
2	Filter Design	4	2	3	100	25	25	150
3	Power Electronics and Drives	4	2	3	100	25	25	150
4	Communication Networks	4	2	3	100	25	25	150
5	Elective-II 5. Wireless communication 6. Advances in Biomedical Instrumentation 7. Micro computer system design 8. Digital Image Processing Design	4	2	. 3	100	25	25	150
6	Project -I	With the	**************************************	probable		25	25	50
	TOTAL	20	10	15	500	150	150	800

SEMESTER: VIII

	and the second of the second	No. of perio	ds of 1Hour	Duration	and a ship	N.	1arks	
Sr. No	Subjects	Lecture	Practical	of Theory Paper in Hours	Theory Paper	Term Work	Oral	Total
1	Advance VLSI Design	4	2	3	100	25	25	150
2	Robotics and Automation	4	2 .	3	100	25	25	150
3	Embedded Systems and Real- Time Programming	4	2	3	100	25	25	150

Elective-III Advanced Networking Technologies DSP Processors and architectures Neural Networks & Fuzzy Systems Electronics Product Design	discount to the second	2	3 14	100	25	25	150
Project -II	1261 11 11	1 - 11 - 2		1 1 1 1	, 117	40	& (
TOTAL	1/4		7 ,	1 3	50	100	150
TOTAL MAN MAN	16	08	12	400	150	200	750

Born a	University of Mumbal		alise Jakou I J
CLASS: B.E. (Electron		Semester -	VIII
SUBJECT: Advanced	VLSI Design	7.000.00.00	
Periods per week	Lecture	04	
(Practical	02	
(each of 60 min.)	Tutorial	- 1 / 1	
		Hours	Marks
Evaluation System	Theory Examination	3	100
\$8 . 2001.00 · C	Practical examination	- 1	manufacture of the second
15 May Londillagers	Oral Examination	-	25
aliana and maina an	Term Work	- e -j. ·	25
	Total	3.88	150

Module .	Contents	Hours
Objective & yellW ndot. America	To introduce advance design concepts, develop basic understanding of analog VLSI field and relate to issues occurring at chip level	Textural 1. John Son
Pre-requisite	VLSI Design, DSD I and II, BEC	70.5
1. Wire interconnect for circuit simulation	Interconnect parameters (Capacitance, Resistance and Inductance) their effect on circuit performance. Electrical wire models (ideal, lumped, lumped rc, distributed rc and transmission line), switching characteristics, transistor sizing, sizing routing conductors, charge sharing and reliability issues. (Numericals on each subtopic expected)	07
2. Sequential logic circuits design	Clocked systems (Single phase, Two phase and four phase clocking), recommended clocking approaches — clocked CMOS — Dynamic CMOS circuits — solutions for charge sharing - Implementation of general	09 sener

	VLSI sequential system components such as Flip Flops, static as well as dynamic latches and Registers. Pipelining concepts	
3.Aritmetic Circuits in CMOS VLSI	Dynamic adders, Fast adders, Wide adders: Carry look ahead, Block generate and propagate, carry save, carry skip, carry save	06
4. Design of memories & programmable logic	CMOS Memory structures – SRAM and DRAM design –Sense amplifier design - Low power design techniques. ROM Arrays and Logic Arrays. EPROM, EEPROM, Flash cell working. Design of basic 6T SRAM Cell with read and write stability criteria	08
5. Timing issues & System Level Physical Design	Timing classification, Synchronous timing basics, clock skew, propagation delay estimation, clock jitter, combined clock skew and clock jitter estimation, synchronous and asynchronous design timing estimations. Clock generation and distribution Crosstalk, Interconnect Scaling, Floor planning & Routing, I/P & O/P Circuit, Power dissipation and consumption, Low power Design considerations.	09
6. Introduction to Analog and Mixed signal design	Building blocks for CMOS amplifiers, CMOS operational transconductance amplifiers. Frequency compensation schemes. Design of fully differential amplifiers, common mode feedback circuits, switched capacitor circuits. Design of sample and hold and comparator circuits.	09

Text books

- 1. John P. Uyemura, Introduction to VLSI Circuits and systems, John Wiley & sons.
- 2. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis

& Design, Second Ed., MGH

3. Jan M Rabaey, Digital Integrated Circuits - A Design Perspective, Prentice Hall

4. D.Razavi, Design of Analog CMOS circuits, McGraw Hill

Additional Reading

- 1. Neil H.E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design: A system perspective, Addison Wesley publication.
- 2. Fabricius, Eugene D, Introduction to VISI Design. TMH
- 3. P.R. Gray & R.G. Meyer, Analysis and design of analog integrated circuits, John Wiley

Proposed Practical list

Suggested list of experiments using CAD tools such as Magic, Microwind, Tanner tools, Xilinx ISE etc.

- 1. Simulation of resistance and capacitance estimation
- 2. Simulation of CMOS amplifiers
- 3. Layout and Simulation of memory structures
- 4. Layout and Simulation of flip-flop structures
- 5. Simulation of fast adder circuits

Term work:

The term work should contain at least 6 CAD programs and assignments covering the whole syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows,

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

- Question paper will comprise of total 7 questions, each of 20 marks.
- 2. Only 5 questions need to be solved.
- Question number 1 will be compulsory and will cover all modules. 3.
- Remaining questions will be from the same module or mixed in nature.
- suppose Q.2 has part (a) from, module 3 then part (b) will be from any (e.g.module other than module 3.)
- In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
 - 6. No question should be asked from pre-requisite module

	University of Mumbai	Time IS IN		
CLASS: B.E. (Ele	ctronics Engineering)	Semester -	- VIII	
SUBJECT: Robot	ics and Automation			
Periods per	Lecture	4		
week (Each of	Practical	2		
60 min.)	Tutorial			
Service of the servic		Hours	Marks	
Evaluation	Theory Examination	3	100	
System	Practical examination	-	-	
	Oral Examination	,-	25	
•	Term Work	-	25	

Module	Contents ·	Hours
Objective	This course familiarizes students with the concepts and techniques in robot manipulator control and in hardware components for automation like Programmable Logic Controllers and also confident enough to evaluate, choose and incorporate robots and PLC in engineering systems.	
Pre-requisite	Matrix Algebra Fundamentals of Image Processing Fundamentals of Controllers	acidalalas ant
1	Introduction to Robotics Automation and Robots, Classification, Application, Specification, Notations.	05 hrs
2	Direct Kinematics Dot and cross products, Co-ordinate frames, Rotations, Homogeneous Co-ordinates, Link co-ordinates, Arm equation ((Three axis, Four axis, and Five axis robots)	12 hrs
	Inverse Kinematics & Workspace Analysis General properties of solutions, Tool configuration, Inverse Kinematics of Three axis, Four axis and Five axis robots Workspace analysis of Four axis and Five axis robots, Work envelope, Workspace fixtures.	09 hrs
4	Trajectory Planning and Task Planning Trajectory planning, Pick and place operations, Continuous path motion, Interpolated motion, Straight-line motion. Task level programming, Uncertainty, Configuration space, Gross motion planning, Grasp planning, Fine-motion Planning, Simulation of Planar motion, Source and goal scenes, Task planner	08 hrs

Programmable Logic Controller Discrete-State Process Control, Relay Controllers background, hardwired control system definition, Ladder Diagram Sequencers, advantages of Programmable Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller, conveyers, list of various PLCs available.	5 Part Share Shares	Robot Vision Image representation, Template matching, Polyhedral objects, Shape analysis, Segmentation, Iterative processing, Perspective transformation, Structured Illumination. Programmet Levis	06 hrs
Controllers background, hardwired control system definition, Ladder Diagram Elements and examples, Relay Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	i a miduty which	Discrete-State Logic Controller	08 hrs
System definition, Ladder Diagram Sequencers, and examples, Relay Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	and a	Controllers had 10088 Control, Relay	18 July 1 pt 18
Sequencers, advantages of Programmable Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	and a whole	system den is suita, hardwired control	5.4 GaD
Sequencers, advantages of Programmable Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC offerent methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	Bus a misura to	Liements Laudei Diagram	
Logic Controller (PLC), Evolutions of PLCs, Block diagram of PLC system – symbols used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	Planado eu 1	Sequencers advis champles, Relay	ar ngil 1 - "
used – relays and PLC system – symbols logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	913. gr.	Logic Controller (D) Sign Programmable	* Infamily.
used – relays and PLC Software Functions, logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.		Block diagram of PLCs, Evolutions of PLCs,	er mite
logic functions – OR, AND, Comparator, Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.		used - relays and PLC system - symbols	or present
Counters review, PLC Design, PLC Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.		logic functions,	
Operation, Programming of PLCs – different methods – ladder STL and CSF, ladder programming of simple system like traffic light controller.	•	Counters rouse OR, AND, Comparator,	
different methods – ladder STL and CSF, ladder programming of simple system like	•	Operation Page PLC Design, PLC	
ladder programming of simple system like		different mothers of PLCs -	Tever, sweets
traffic light controller system like	12-14	ladder programme ladder STL and CSF,	
Various PI Cs available		traffic light controller	ile ra how me i
Text Books:	Tayt Books	various PLCs available.	or Hardinana web

- 1. Robert Shilling, Fundamentals of Robotics-Analysis and control, Prentice Hall
- 2. Fu, Gonzales and Lee, Robotics, McGraw Hill
- 3. J.J, Craig, Introduction to Robotics, Pearson Education
- 4. Curtis D. Johnson, Process Control Instrumentation Technology, PHI Publication, Eighth Edition

Reference Books:

- 1. Staughard, Robotics and Al; Prentice Hall of India
- 2. Grover, Wiess, Nagel, Oderey, "Industrial Robotics", McGraw Hill
- 3. Walfram Stdder, Robotics and Mechatronics,
- 4. Niku, Introduction to Robotics, Pearson Education
- 5. Klafter, Chmielewski, Negin, Robot Engineering, Prentice Hall of India
- 6. Mittal, Nagrath, Robotics and Control, Tata McGraw Hill publications
- 7. George L Balten Jr., Programmable Controllers , Tata McGraw Hill publications

List of Practicals

These experiments can be performed using

- 1) Use of Contol-X simulation Control of X-Y Position Table manually and thru Programming.
- 2) Use of Contol-X simulation Control of Conveyor manually and thru Programming. Programming using sensors and conveyor.

- 3) Use of Contol-X simulation Program for bottling plant experiment using Conveyer and Pneumatics
- 4) Use of PLC simulation build a basic circuit using a NORMALLY OPEN INPUT and a NORMAL OUTPUT.
- 5) Use of P-Simulator design a pneumatic circuit using a double acting cylinder and 5/2 Air Spring Valve to open the main gate of a factory which can be controlled by a security personnel from the security room.
- 6) Use of H-Simulator design a Hydraulic circuit by using a single acting cylinder to open or close the flush guard door of CNC lathe. The operator can open or close the door at the time of loading or unloading the component.

Term work:

Term work shall consist of minimum six experiments and a written test.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

- Question paper will comprise of total 7 questions, each of 20 marks. 1.
- Only 5 questions need to be solved. 2.
- Question number 1 will be compulsory and will cover all modules. 3.
- Remaining questions will be from the same module or mixed in nature.
- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
- 6.No question should be asked from pre-requisite module

Scanned with OKEN Scanner

CLASS: B.E. (Electron	University of Mumbai lics Engineering)	Semester -	VIII
constant Filibec	lded Systems and Real	-Time Prog	ramming
Periods per week	The second secon		
(Each of 60 min.)	Lecture	4	
	Practical	2	According to
	Tutorial	- v	7.012 Apr 5. 7 Ex
Evaluation System	· / A	Hours	Marks
	Theory Examination	3	100
	Practical examination	-	
	Oral Examination		25
	. Term Work		25

	Hours	
1.	Introduction to Embedded systems, Design Metrics, Examples of embedded systems, hardware/software codesign, Embedded micro controller cores (ARM, RISC, CISC, and SOC), embedded memories, sensors and interfacing techniques, Architecture of Embedded Systems.	04
2.	Introduction to MSP 430 RISC Controllers, parallel I/O, external interrupts. Introduction to ARM 7 instruction set, addressing modes, operating modes with ARM core, ARM7 TDMI modes, ADC, Timers, Interrupt structure. Byte ordering (LE, BE), Thumb mode normal mode instructions changes, Pipeline utilization with all register allocations, Floating to fixed point conversion fundamentals. System design with ARM as key processor. DSP features of ARM Core Digital Signal Controllers	12
3	-DSC differences with conventional micro controllers Serial communications: SCI, SPI, Timing generation and measurements. Analog interfacing and data acquisition. Hardware Interrupts: - Various C ISR Declaration syntaxes - Interrupt Vectors, Priorities and Nesting - Tick Timer Interrupt as heart-beat of embedded system 7-Seg LED, Segment-LCD, Alphanumeric LCD, Graphic LCD displays Communications and Networks Communications and Networks - RS485 (2 and3 wire) and Modbus Protocol (Intro only) - Ethernet and TCPIP Stack (Features and Usage only) - CAN features and protocol	08

4	Software Programming in Assembly Language (ALP) and in High Level Language 'C',	08
	'C' Program Elements: Header and Source Files and Preprocessor Directives, Program Elements: Macros	
	Structures, Modifiers, Statements, Loops and Pointers.	i i griĝi
3 ****	Queues, Stacks, Lists and Ordered Lists,	
	Embedded Programming in C++, 'C' Program Compiler and Cross-Compiler, Source Code Engineering Tools for	774
	Embedded C/C++, Optimization of Memory Needs.	
5.	real-time concepts, real-time operating systems	10
	Required RTOS services/capabilities (in contrast with	
1	traditional OS). Real-world issues: blocking,	,
	unpredictability, interrupts, caching, Benefits of using RTOS	·
	- Concepts of Tasks/Threads/Process	
	- Multitasking	-
	Task Scheduling	* \$ * * * * * * * * * * * * * * * * * *
	- Task management	
	 Inter-task communication and Synchronization: Device Drivers 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	- How to choose an RTOS	80 3
6	Fundamentals of Design and Development,	06
1	Program Modelling tools	00
1	Testing and Debugging methodologies	C TRUE 1
	Applications of Embedded Systems: case studies - Consumer and Home	The state of the s
	- Industrial and Automation	
100 A.F	- Medical	
	- Robotics	
Carres Cons	- Access Control Systems (Smart Cards, RFIDs, FingerScan)	
		Part of F

- Rajkamal, Embedded Systems Architecture, Programming and Design, Tata McGraw Hill, Second edition, 2009
- 2. Shibu K V, Introduction to Embedded Systems, Tata Mc Graw Hill, 2009
- 3. Sriram Iyer and Pankaj Gupta, Embedded Realtime Systems Programming, Tata McGraw Hill, first edition, 2003

Additional Reading:

- 1. Embedded Microcomputer Systems -Jonathan W. Valvano Thomson
- 2. An Embedded Software Primer David E. Simon Pearson Education
- 3. Embedded real time system, Dr. K.V.K.Prasad, Dreamtech Press.

Suggested Laboratory Experiments

Minimum Six experiments covering topics in the Syllabus

- Interfacing keyboard, LED, LCD Displays
- Programming should be using Suitable IDE and Embedded C
- Serial Communication

Term work:

Term work shall consist of minimum six experiments, Assignments and a written test.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

Question paper will comprise of total 7 questions, each of 20 marks.

Only 5 questions need to be solved. 2.

Question number 1 will be compulsory and will cover all modules.

Remaining questions will be from the same module or mixed in nature.

- suppose Q.2 has part (a) from, module 3 then part (b) will be from any (e.g.module other than module 3.)
- In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

6.No question should be asked from pre-requisite module

University of Mumbai						
CLASS: B.E. (Electron	Semester – VIII (Elective)					
SUBJECT: Advanced	Networking Technologies (ELECTIVE)				
Periods per week	Lecture	4	contract of the second			
(Each of 60 min.)	Practical	2				
i ne Albu	Tutorial	-				
2 + 4 (pr 1 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 +		Hours	Marks			
Evaluation System	Theory Examination	3	100			
	Practical examination		100			
101 11619	Oral Examination		OF.			
	Term Work	-	25			
	Total		25 150			

Objectives:

Objective of this course is to make students familiar with data communication technologies and how to use them to: Design, Implement, Operate, Manage enterprise networks.

Module	Contents .	Hours
1 may 9	Networking Fundamentals:	08
· v · · · · · · · · · · · · ·	Overview of Internetworking architecture models:	
, , , , , , , , , , , , , , , , , , ,	The OSI model, TCP/IP protocol Suite,	
	Addressing, IP versions subneting and	
	supernating. Internetworking Protocols and	
	standards, Standards Organizations, Internet	
	Standards, Connectors, Transceivers and Media	4.
	converters, Network interface cards and PC	of test tan
	cards, Repeaters, Hubs, Bridges, Switches,	
kay vd	Routers and Gateways etc. Hardware selection.	te i au
2	Optical Networking:	06
- 58000	SONET/SDH Standards, devices, DWDM, frame	
	format, DWDM, Performance and design	71-9
	considerations.	
3	LAN Technologies:	10
	Wireless LANs technology and IEEE 802.11	
	Standard	
	WAN Technologies :	9 viasa
120180000	Frame	21 (2)
	FR concept, FR specifications, FR design and	1
defects.	VoFR and Performance and design	
in many 14.	considerations	J 1954
VOR COOK FRANCE	ATM 141, a second of a second	
	The WAN Protocol: Faces of ATM, ATM Protocol	ar' name
of lates man	operations. (ATM cell and Transmission) ATM	0.61
• 3 JOE 1	Networking basics, Theory of Operations, B-	Trace of
	ISDN reference model, PHY layer, ATM Layer	. ILP ON
	(Protocol model), ATM layer and cell, Traffic	
	Descriptor and parameters, Traffic Congestion	
	control defined, AAL Protocol model, Traffic	
	contract and QoS, User Plane overview, Control	· -
(environt)	Plane AAL, Management Plane, Sub S3	-eeA
•	ATM,ATM public services. " "	9 1 9 1
		narior
4	Network Design:	08
	Network layer design, access layer design,	in stee
h -	access network capacity, network topology and	CET THEODIE
and the	Hardware and completing the access network	i inc. jirowe
V	design.	12-11
5	Network Security:	08
for a part.	Security threats, safeguards and design for	
120	network security .	1:
	Enterprise Network Security:	
	DMZ, NAT, SNAT, DNAT, Port Forwarding,	
per et an . A	Proxy, Transparent Proxy, Packet Filtering and	
	Layer 7 Filtering.	vir mili
of Managarines?"	া ্তিক ত বিভাগ বিভাগ কৰিছে চ	150 13176
6 Million of the Part	Network Management and Control	08

Documentation, OAM & P, RMON, Designing a network management solution. Monitoring and control of network activity and network project management.

Text Books:

1. Data Network Design by Darren Spohn, 3e McGraw Hill publications 2. Data Communication and Network Security by Carr and Snyder, McGraw

3. Communication Networks by Leon-Garcia and Indra Widjaja, 2e, Tata

- 4. Information Security by Mark Stamp and Deven Shah by Wiley
- 5. Behrouz A Forouzan, Data communications and Networking 4th Edition,
- 6. William Stallings, Data Computer Communications, Pearson Education
- 1. Eldad Perahita ,Next Generation wireless LANS, Cambridge Publication
- 2. Computer Networking by J. F. Kurose and K. W. Ross, Pearson
- 3. Local Area Networks by Gerd Keiser, McGraw-Hill Publication.

Proposed Practical list:

- 1. Network Monitoring and Traffic Analysis: NMAP and NTOP
- 2. Remote Login Service: SSH
- 3. Network Traffic Modeling using Etherape
- 4. Firewall Design using IPTables

Term work:

Term work shall consist of minimum six experiments, tutorials and a written.test.

The distribution of marks for term work shall be as follows,

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

- Question paper will comprise of total 7 questions, each of 20 marks.
- Only 5 questions need to be solved.
- Question number 1 will be compulsory and will cover all modules.
- 4. Remaining questions will be from the same module or mixed in nature. suppose Q.2 has part (a) from, module 3 then part (b) will be from any (e.g.-

module other than module 3.)

In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

No question should be asked from pre-requisite module 5.

		University of Mumbai			
CLASS: B.E. (Electronics Engineering) Semester – VIII (E			lective)		
SUBJECT:	DSP PROC	ESSORS AND ARCHITECT	URES		
Periods per week		Lecture	4		
		Practical 2			
each of 60	min.)	Tutorial	•		. 40
	A Light Sta		Hours	Ma	arks
Evaluation	System	Theory Examination	3	1	00
		Practical examination			1956
		Oral Examination	-	14.00	25
		Term Work			25
Objective		Total algorithms are better implement			50
Pre- requisite	Fundame	ems designer to understand the stem design. Intals of Discrete time signal p			
Module	Contents				Hours
iest deline	FUNDAMENTALS OF PROGRAMMABLE DSPs Multiplier and Multiplier accumulator, Modified Bus Structures and Memory access in P-DSPs, Multiple access memory, Multi-ported memory, VLIW architecture, Pipelining, Special Addressing modes in P- DSPs, On chip Peripherals, Computational accuracy in DSP processor			6	
2	ADSP PROCESSORS Architecture of ADSP-21XX and ADSP-210XX series of DSP processors			6	
3 .	TMS3200	5X PROCESSOR		Total State	
	Architectu	ire. Assembly language a	Intav Add		8
	Architecture, Assembly language syntax, Addressing modes Assembly language Instructions - Pipeline structure, Operation Block Diagram of DSP starter kit Application Programs for processing real time signals.				
4	PROGRA	MMABLE DIGITAL SIGNAL dressing modes of TMS220	time signa	als.	ON.
TIA (SA)	Addressir	dressing modes of TMS3200 mg modes of TMS320C5 space of TMS320C54XX Pro	C54XX DSP	s.Data	

olub susai	Control,, On-Chip peripherals, Interrupts ofTMS320C54XX processors, Pipeline Operation of	Tarra Wa Superimer recorded
5	ADVANCED PROCESSORS Code Composer studio -Architecture of TMS320C6X - architecture of Motorola DSP563XX - Comparison of the features of DSP family processors.	. alecanos
6	IMPLEMENTATION OF BASIC DSP ALGORITHMS: An FFT Algorithm for DFT Computation, Computation of signal spectrum, FIR Filters, IIR Filters, interpolation Filters, Decimation filters, Adaptive Filters	8

Text-Books:

- B. Venkata Ramani and M. Bhaskar, Digital Signal Processors, Architecture, Programming and TMH, 2004.
- Avtar Singh, S.Srinivasan DSP Implementation using DSP microprocessor with Examples from TMS32C54XX -Thamson 2004
- E.C.Ifeachor and B.W Jervis, Digital Signal Processing A Practical approach, Pearson Publication
- Digital signal processing, Salivahanan. Ganapriya, TMH ,second Edition Reference Reading:
- DSP Processor Fundamentals, Architectures & Features Lapsley et al. S. Chand & Co. 2000.
- Digital signal processing-Jonathen Stein John Wiley 2005
- S.K. Mitra, Digital Signal Processing, Tata McGraw-Hill Publication, 2001

Suggested list of Experiments /simulations

- 1. Numbers representation. Fixed Point Representation (Qx, IQ Format).
- 2. Effect of sampling rate on waveform generation using DSP processor(Using CCS)
- 3. DFT computation using DSP processor
- 4. FIR filter design using MATLAB and find finite word length effect
- 5. .FIR filter design using DSP processor
- 6. IIR filter design using MATLAB and find finite word length effect
- 7. IIR filter design using DSP processor
- 8. Analysis of speech signal
- 9. Application Development using CCS. Examples Signals Acquisition, DTMF tone detection techniques and the Goertzel algorithm, A GMSK Modulator Implementation

Term Work: The term work shall consist of at least six assignments and experiments on DSP processors /simulations covering the whole of syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal) : 15 marks.

Test (at least one) : 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus

Theory Examination:

- 1. Question paper will be comprise of total 7 questions, each of 20 marks.
 - 2. Only 5 questions need to be solved.
 - 3. Question number 1 will be compulsory and will cover all modules.
 - 4. Remaining questions will be mixed in nature. (e.g.- suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
 - 5. In question paper weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
 - 6. No question should be asked from pre-requisite module.

University of Mumbai

SUBJECT: NEURAL NETWORKS & FU			Semester – VIII(Elective)		
periods per	Woole	: NEURAL NETWORKS & ELI	TTY OVETEI	NAC .	
perious ps.	MAGEK	- WOKNO & FU	ZZY SYSTE	IVIS	
	Lecture 3				
eau			2	I religional s	
Evaluation	System	Tutorial		5 N = 1/4 A	
Evaluation	oystem	Theory Examination.	Hours ·	Marks,	
		Practical examination	3	100	
	August 1	Oral Examination	7 1 2 2 1 1	0.5	
4 (1246) ja	ACC CORP	Town	-	25	
isativa	Thi	Term Work		25	
Objective	i nis cou	rse covers basic concepts of ar tems and their applications. Its	<u> </u>	150	
6.76	logic sys	tems and their applications. Its ion of basic theory, algorithm for	tificial neural	networks, fuzz	
· · ·	i """ Oduci	IOD of basis is	locus will be	on the	
180 cm J 761	mese tec	Chniques to sale	Jilliulation an	d ways to appi	
Pre-	Lynowled	ge of book	Dienis.		
requisite .	Program	iming skills in one of the fole C, C++ Java	ind statistic	s with the	
1.1.	Matlab,,	C, C++ ,Java.	nowing would	d be desirable	
Module	Content	S	127,001 1006 1.0	Hours	
1	Introduc	iction:			
	Biologica	ogical neurons, McCulloch and Pitts models of			
	1	1 ypes of activation tunction No	strictle	08	
	a office C	uies, Miowiedge representation Loarning			
	Process	LITUI-COFFECTION Jearning Supervised			
	learning	g, Unsupervised learning, Learning Rules			
A CARLON	and the Atlanta	<u>and the</u> to the state of the s			
2	Single	Layer Perception: Perception	convergence	ce	
	tneorem	1, Method steepest descent	- least mea	an l	
•	square	algorithms		08	
3		yer Perception: Derivation	of the bac		
Acres a service on a		ation algorithm, Learning Factor		19 10 FM 1 8 18	
4	3.7.13	Basis and Recurrent Neural N		The state of the s	
11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		structure theorem and the			
		s, RBF learning strategies, K-m			
	algorith	ms, comparison of RBF and	MLP network	ks,	
		d networks: energy function, s	purious state	es,	
	error pe	erformance			
5	Nouro-	dynamics: Attractors, Neurody	ynamical	MEDIAL VIDIBILIA	
	model	Adaptive Resonance theory, T	owards the		
	Self Org	ganizing Feature Map. Brain-sta	ate-in- a-box	08	
14.6	madal				
6		ogic: Fuzzy sets, Properties, C	perations or	1 .10	
, ,	10 JVV 1382 JJV	La Euggy relation Operations (on tuzzv	at to aona ryth	
		The extension difficiple, I'us	zv mean		
	1 2 2	makin functions. Fuzzinication a	IIU	CONTRACTOR OF	
	INGUIDE	fication methods, Fuzzy control	llare		

Text- Books:

- Simon Haykin, "Neural Network a Comprehensive Foundation", Pearson
- Dr.S.N.Sivanandam, Mrs S.N. Deepa Introduction to Soft computing tool Wiley Publication
- Safish Kumar Neural Networks: A classroom Approach Tata McGraw-Hill
- Zurada J.M., "Introduction to Artificial Neural Systems, Jaico publishers
- Thimothy J. Ross, "Fuzz V Logic with Engineering Applications", McGraw
- Ahmad Ibrahim, "Introduction to Applied Fuzzy Electronics', PHI
- Rajsekaran S, Vijaylakshmi Pai, Neural Networks, Fuzzy Logic, and Genetic Algorithms, PHI

Reference books

- Hagan, Demuth, Beale, 'Neural Network Design', Thomson Learning
- Christopher M Bishop Neural Networks For Pattern Recognition ,Oxford **Publication**
- William W Hsieh Machine Learning Methods in the Environmental Sciences Neural Network and Kernels Cambridge Publication
- Dr.S.N.Sivanandam, Dr.S.Sumathi Introduction to Neural Network Using Matlab Tata McGraw-Hill

List of experimental: using C/C++ or Matlab or java

- Single layer perceptron neural network
- Multi layer perceptron neural network
- Back propagation neural network
- Radial basis and recurrent Neural network
- Fuzzification and de fuzzification

Term Work:

The term work shall consist of at least six assignments and experiments using MATLAB Or C/C++ or Java covering the whole of syllabus, duly recorded and graded.

The distribution of marks for term work shall be as follows:

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment given in the syllabus and the entire syllabus.

Theory Examination:

BE, VII-VIII, Electronics, wef 2010-11

Question paper will comprise of total 7 questions, each of 20 marks. Only 5 questions need to be solved.

Question number 1 will be compulsory and will cover all modules.

6.

Remaining questions will be from the same module or mixed in nature. suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.) 5.

In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus. No question should be asked from pre-requisite module

CLASS: B.E. (Electron	Semester – VIII (Electiv		
SUBJECT: ELECTRON	NIC PRODUCT DESIGN		
periods per week (Each of 60 min.)			
(Each of 60 min.)	Lecture Practical	2	
COM	Tutorial	-	
Tunking Court	•	Hours	Marks
Evaluation System	Theory Examination	3	100
by any	Practical examination		-
	Oral Examination	**	25
	Term Work	(<u>() () () () () () () () () (</u>	25
- Sacrate -	Total		150

Module .	Contents .	Hours
Objective	To cover product design & development stages and total coverage of product assessment by introducing the basics of reliability and quality of electronic product and then discusses the various modes and causes of failure.	<u>.</u>
Marie Carlos Car	and the second s	Marie and the same
	Product Design and development Introduction, An overview of product development & product assessment, Pilot production batch, Concept of availability, Screening test, Environmental effects on reliability, Redundancy, Failsafe system, Ergonomic & aesthetic design considerations, Packaging & storage	12hrs
	Estimating power supply requirement (Power supply sizing), Power supply protection devices	•
	Noise consideration of a typical system, Noise in electronic circuit, Measurement of noise	
	Grounding, Shielding and Guarding	

Enclosure sizing & supply requirements & materials for enclosure and tests carried out on enclosure	
Thermal management and its types	4. 源原
PCB designing Layout, PCB sizes, Layout – General rules & parameters. Recommendations for decoupling & bypassing. Design rules for digital circuit PCB & analog circuit PCBs	12hrs
Noise generation, Supply & ground conductors	
Multilayer boards	
Component assembly & testing of assembled PCB, Bare board testing. Component assembly techniques	
Automation & computers in PCB design, Computer aided design , Design automation	
Soldering techniques, Solderability testing	dijas y
Study of packages for discrete devices & ICs, IC reliability issues. Parasitic elements	
Calculations of parasitic elements in high speed PCB. High speed PCB design and points to be considered for designing the high speed PCBs	
Mounting in presence of vibration. SMD assemblies	
Board layout check list. Tests for multilayer PCB	
Cable	
Hardware design and testing methods Logic analyzer, its architecture & operation and Use of logic analyzer	6hrs
Spectrum analyzer	
Network analyzer,	r r jar j la g j
Oscilloscope , DSO trigger modes	
Examples using MSO	
Signal integrity issues	
Use & limitations of different types of analysis	
Monte Carlo analysis	
E, VII-VIII, Electronics, wef 2010-11	21.23

	The second control of the property of the second se	
4	Software design and testing methods	6hrs
	Introduction	*
·	Phases of software design & Goals of software design	and the state of t
	Methods of program flow representation	on mose
	Structured program construct	ixa
Silver v	Testing & debugging of program	1. Elac
•	Software design	apanata
twice and	Finite state machine	renjel- di Jail
	Decision to use assembly & / or high level language for software development	evi:
najčini.	Assembler	
	Compilers, Compilers design	4 5
	Simulators, CPU Simulators	Bust Bas
SOA WISV	Emulators	91r!
5	Product testing	6hrs
dalista a whiteh	Environmental testing for product. Environmental test chambers & rooms. Tests carried out on the enclosures	Control of the contro
20 20 20	Electromagnetic compatibility (EMC) with respect to compliance. Electromagnetic compatibility (EMC) testing. Conducted emission test (time domain methods). Radiated emission test	abdeates est (artis est (artis)
Work Itt	Basics on standard used. Instrument specifications	
6 transfer and the	Documentation PCB documentation- Specifying laminate grade, drilling details, PCB finish- Tin, solder, gold, silver plating, hot air leveling, and bare board testing. Understanding advantages and limitations of each	6hrs
	Product documentation- bill of materials, Production test specification- a case study for real circuit, Interconnection diagram- A case	6 8

study., Front and rear panel diagrams for selected product Manuals- Instruction or operating manual, Service and Maintenance manual, Fault finding tree Software documentation practices- For C programmes with programmes, Assembly particular focus on development of programme by several engineers simultaneously.

Recommended Books:

Text

1. Electronic Product Design, R.G.Kaduskar, V.B.Baru, Wiley India

Reference

- 1. Printed Circuit Board design and technology Walter C Bosshart Tata McGraw -Hill-CEDT
- 2. Handbook of Printed Circuit manufacturing Raymond H. Clark (Van Nostrand Reinhold Company, New York)
- 3. Electronic testing and fault diagnosis -G.C. Loveday (Ah wheeler Publication, India)
- 4. Electronics Engineers reference book 5th Edition Edited by F.F. Mazda Butterworths Publication Co., UK)
- 5. Principles of Reliable Soldering Techniques, Sengupta R., New Age International

Term work:

Term work shall consist of minimum four experiments & 3 tutorials and a written

The distribution of marks for term work shall be as follows,

Laboratory work (Experiments and Journal)

: 15 marks.

Test (at least one)

: 10 marks.

The final certification and acceptance of term-work ensures the satisfactory performance of laboratory work and minimum passing in the term-work.

Oral Examination:

Oral will be based on any experiment performed from the list of experiment and the entire syllabus.

Theory Examination:

- 1. Question paper will comprise of total 7 questions, each of 20 marks.
- 2. Only 5 questions need to be solved.
- 3. Questions will be analytical and design oriented.
- 4. Question number 1 will be compulsory and cover all modules.

- 5. Remaining questions will be mixed in nature. (e.g. Suppose Q.2 has part (a) from, module 3 then part (b) will be from any module other than module 3.)
- 6. In the question paper, weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

	ronics Engineering mester VIII
. Subje	ct – Project -II
Project Hour: 8 Hrs/week	Term work: 50 marks Oral / Practical/ Presentation / Demonstration examination: 100 marks Total marks= 150 marks

Note: One faculty will not guide more than 3 projects in a semester. For every group allotted to faculty the load is considered as 2 Hour per group per week, be specified in the time table of faculty.

Rationale: Project allows the student to work independently to put the knowledge of Electronics engineering theory into practice.

Detailed description

In continuation to the efforts taken towards building the project in VII semester, during VIII semester, students are expected to complete their project idea and meet the set goals and compile the project report.

FINAL PROJECT REPORT

Your guide will give you specific instructions as to the expected content of your final report. The report should cover the progress that has been made, including results obtained, graphical data, design drawings, and a statement of conclusions and recommendations (if applicable). Details of theory, experimental data, computer programs, purchased materials, sources and suppliers etc., must be included. Your report must be sufficiently complete that a student continuing your project would benefit from your report and would not be required to duplicate any of your work.

PROJECT MARKING SCHEME

A project used to assign marks in three general categories, as explained below. Achievement in each of these areas is critical to a successful project.

Project Goals & Achievements (20%): Guide will evaluate both the difficulty of the goals and whether the goals were achieved. Although projects will differ, it is always extremely important to set goals at the start of a project and work toward these goals. The project goals should be set in collaboration with the guide and an effort should be made to establish a realistic scope for the project. In some cases, it may become apparent as the project progresses that the original goals need to be adjusted and a modified set of goals must be set.

Final Report Quality & Content (40%): This is an evaluation of the quality of the final report based on the report format, the clarity of communication and the

Student Organization, Creativity & Effort (40%): This portion of the evaluation reflects the student's performance, with emphasis on effort, organization, creativity and initiative.

Project Report Outline

The hard-bound report will contain following details:

- Title
- Certificate
- Acknowledgement (if any)
- Tablé of Contents
- List of Figures
- Abstract
- Introduction
- Literature Survey
- Mathematical Modeling/ Analysis and Design
- Implementation
- Result and Discussion
- Conclusion and Future Scope
- Reference
- Appendix (optional)

Term work

Term work shall consist of the above mentioned activities which shall be evaluated and shall carry a weightage of 50 marks

Oral Examination

The oral examination shall be conducted on the basis on presentation/ practical / demonstration given by the students and shall carry a weightage of 100 marks

(FERM) The Collection II AT ALL V

B.E. Ele	ectronics Engineering	
VII-Seventh Semester (R2001) -Old	Equivalent VII-Seventh Semester (R2007) Revised	
1. Basics of VLSI	VLSI Design	
2. Instrumentation Systems	Electronic Instrumentation Systems (TE, VI. sem R-2007)	
3. Digital Communication	Digital Communication and Coding Techniques (TE, V sem R-2007)	
4. Filter Theory and Applications	Filter Design	
5. Elective - I	12	
Wireless Communication	Wireless communication	
Image Processing	Digital Image Processing Design	
Microprocessor System Design	Micro computer system design	
DSP Architecture .	DSP Processors and architectures (VIII – R2007)	
Process Control Instrumentation	No Equivalent*	
	AND A CONTROL OF THE PROPERTY	

* Student needs to appear in the same subject of R-2001

B.E. Ele	ctronics Engineering
VIII-Eighth Semester (R2001) - Old	Equivalent VIII-Eighth Semester (R2007)- Revised
1. Power Electronics	Power Electronics and Drives(VII –R2007)
2. Data Communication & Networking	Communication Networks
3. Mechatronics	No Equivalent*
4. Elective – II	NO THE GOVERNMENT OF MANY CONTROL FOR A CONTROL OF THE CONTROL AND
VLSI Design	Advance VLSI Design
Robotics	Robotics and Automation
Telecom Network Management	No Equivalent*
Embedded System	Embedded Systems and Real-Time Programming
Advance DSP	No Equivalent*
Bio-medical Instrumentation	Advances in Biomedical Instrumentation
BIO-Illeance International Int	The second control of the second control of the control of the second control of the sec
II SANDAN N 10 M. N. 1919 AND	State of the state
Abo come	blect of R-2001

^{*} Student needs to appear in the same subject of R-2001